Double-sided metal-oxide-semiconductor field-effect-transistor processing is demonstrated for the first time on an ultrathin crystalline silicon substrate of 6-20 μm in a 100 mm diameter wafer format without a carrier wafer, the thinnest freestanding silicon wafers ever fabricated. The compatibility of the flexible material with conventional semiconductor processing tools is enabled by supporting an interior ultrathin silicon with a surrounding thicker ring of silicon. Currentvoltage characteristics of transistors on ultrathin silicon show performance as expected from bulk silicon, with electron mobility~1500 cm 2 V −1 second −1 .
| INTRODUCTION
Crystalline silicon is the most widely used and superior semiconductor material. It is mechanically strong, chemically versatile yet easily passivated, thermally stable, dopable in electron or hole carriers, made from cheap and plentiful precursors, and has chemical precursor forms that can be distilled to extremely high purity.
Ultrathin silicon adds mechanical flexibility to this list of silicon's attributes: a 3 μm thick Si sheet can be folded to a 1 mm bending radius. 1 The flexibility afforded by the form factor along with the high carrier mobility of crystalline silicon, orders of magnitude superior to organic semiconductors, is crucial for high-performance flexible electronics, [2] [3] [4] with previous work on 290 nm ultrathin silicon ribbons demonstrating transistor device mobilities a few factors below that of bulk Si. 5 Previously, mechanical flexibility with crystalline silicon had been achieved on the millimeter scale using flexible interconnects connecting silicon dies. 6 In this work, we demonstrate that ultrathin silicon can achieve the same carrier mobility as bulk Si.
Ultrathin silicon has applications in 3D integrated circuits, where the ultrathin substrate enables the fabrication of short through vias for improved chip performance and reduced power dissipation. 7, 8 The optical transparency also enables through-wafer alignment for a more facile backside lithography and stacked alignment process. Increasingly thinner silicon wafers are being pursued in crystalline silicon photovoltaics for enhanced photocurrent. 9, 10 Thin silicon electron detectors have recently driven advances in cryogenic electron microscopy. 11, 12 Ultrathin silicon may also prove useful for radiation-insensitive devices for its transparency to high energy neutrons, similarly to silicon-on-insulator radiation-hard devices. 13 A key roadblock to incorporating thinner silicon into electronics is its processability. High tech manufacturing apparatuses and handling mechanisms assume levels of rigidity and strength which silicon no longer meets as the material is thinned below 150 μm. Thus, previous work on ultrathin silicon fabrication methods have focused on fabricating the device first, then employing methods to release a thin layer of silicon from the top, or to remove the bulk of the silicon from the backside. [14] [15] [16] [17] [18] [19] In other approaches, an ultrathin silicon substrate is supported by a wafer support system, typically by temporarily bonding it to a carrier wafer of silicon or glass. [20] [21] [22] [23] [24] There are yield challenges to this approach, because of the difficulty of attaining both sufficiently high-bond strength needed for high-temperature processing, and sufficiently weak-bond strength for de-bonding without breakage. 25 The presence of a carrier wafer also presents integration challenges for existing fabrication tools, as all automated handling and alignment robotics will need to be modified for the presence of a carrier wafer. 25 In this paper, we use a carrierless approach by first thinning the interior area of a 100 mm wafer substrate, leaving a recess surrounded by a thick handling ring around the edge for mechanical strength. This silicon handling ring shape is similar to the TAIKO substrate developed by DISCO, which uses mechanical polishing to remove the interior area. 26 Due to the mechanical stress of the polishing, the TAIKO substrates are limited to thicknesses of minimally 20 μm and more typically 150 μm. 27 Promising results on fabrication handleability on 60-150 μm substrates have been pioneered with short single-sided process flows. 28, 29 We focus here on even thinner substrates in the range of 6-20 μm, which we can achieve controllably with alkaline wet etching, and on dual-sided processing, which have not been previously demonstrated. We directly fabricate transistors using conventional semiconductor tools, demonstrating a complex dual-sided process-flow on ultrathin wafer-scale silicon for the first time, incorporating an entire transistor fabrication process flow involving high-temperature, wet-processing, spin-coating, and vacuum. We believe this novel capability is of broad interest to the scientific community, where it may inspire new directions of study for materials physics, 30 batteries, 31 photovoltaics, 32 bio-compatible materials, 33,34 and advanced physics particle detectors. 35 
| RESULTS
In order to provide the mechanical strength and rigidity necessary for processing in standard semiconductor equipment, we begin by fabricating an ultrathin silicon wafer supported by a thicker ring of silicon ( Figure 1A ). We used 100 mm diameter double-side-polished (100) wafers of 350 μm thickness. Silicon nitride was deposited on both sides by chemical vapor deposition in a 25 mm annulus at the outside edge of the wafer, with the interior 75 mm diameter area physically masked by a glass disk. The wafers were then etched in tetramethyl ammonium hydroxide (TMAH) until the interior region reached the desired thickness. With our etching conditions, the specularly smooth surface of the double-side-polished wafer was retained in the interior, and the outer ring remained 350 μm in thickness.
The thick support ring of silicon allows full materials compatibility in all equipment, unlike other handling wafer mechanisms which require the use of adhesive materials that have reduced thermal budget or chemical incompatibilities. The use of thermosonic bonding, which uses no adhesive between a handle and a thin silicon substrate, does not work well with ultrathin wafers because of the fragility of the thin silicon. We then followed a 76-step fabrication process flow, to fabricate n-type metal-oxide-semiconductor transistors on two sides of the thin silicon ( Figure 1B ). The thin interior section, which is 6-20 μm and optically transparent to red light ( Figure 1C ), is then laser-cut to die ( Figure 1D ). The flexibility and the double-sided characteristic of our process is showcased by wrapping the thin processed die around a 1-in. diameter glass tube.
A benefit of the use of the silicon handling ring in lieu of other carrier wafer systems is that it does not require the consideration of chemical compatibility of the carrier or adhesive. Usual chemical dipping methods were used, including dips in cassette or manual dipping in beakers ( Figure 2A ). Additionally, the rigidity of the handling ring prevented adhesion of the flexible membrane to the wet-processing cassettes. We found this to a major problem when working with free-standing silicon membranes: a thin water layer would adhere the films to the Teflon cassettes or to each other, preventing their removal ( Figure 2B) .
Similarly, the handling ring's mechanical rigidity enabled easy integration for the high temperature processing ( Figure 2C ). A flexible free-standing membrane could not be held vertically in shallow furnace tube quartz boat without toppling over. Due to the high temperature gradients present in these processes, there are strong air currents during the loading and unloading processes. These air currents caused breaking in freestanding wafers, but do not break the thin wafers supported by the handling ring.
To spin-coat resist on our wafers, we used spin coater with a vacuum chuck of diameter less than 3 in. and contacted only to the interior thin silicon membrane. Visible thickness variation was visible in the pattern of the vacuum lines of the vacuum chuck due to the flexibility of the thin Si, but these nonuniformities did not prevent successful patterning at our minimum feature size of 4 μm. We also used a larger chuck which contacted the outer thick handling ring. The inner area bowed downwards ( Figure 2D ), causing large variation in resist thickness, so we did not use this method for processing.
We modified the use of the Karlsuss manual mask aligner so that only the interior Si membrane was contacted by the mask and chuck. A 2.5 in. Cr glass disk photomask was adhered by tape to a 5-in. blank mask. A second chuck glass of 2.5 in. diameter was positioned underneath the sample. This enables the mask to be pressed firmly onto the silicon surface. To adhere the thin silicon membrane to its chuck, we used a droplet of water as the adhesion layer. As shown in Figure 2E , this adhesion is quite strong, yet the wafer and its carrier can be very quickly and easily separated by lifting up on the handling ring with tweezers, avoiding direct mechanical handling of the membrane. This is the same adhesion that was problematic for the wet-processing of freestanding silicon sheets.
Etching, ion implantation, and deposition steps were followed with standard equipment. 36 In these processes, a variety of wafer handling mechanisms were used, all of which interacted only with the handling ring. For metal liftoff, gentle sonication was demonstrated to be possible although not required for our feature sizes ( Figure 2F ).
After the 76-step fabrication process flow, the ultrathin silicon dies were released from the handling ring by an infrared laser cutter. The transistors were measured by probe station I-V measurement (Figure 3) . The transistors qualitatively behave as designed. The Id-Vg of the same transistor on a 6 μm thick wafer measured on a flat surface and measured on a surface with radius of curvature 70 mm were not significantly different ( Figure 3C ). This is consistent with the small applied tensile strain of approximately 6 μm/(2 × 70 mm) = 4e−5, two orders of magnitude less than typical device strains of~0.1% applied via Si-SiGe lattice mismatch. 37 We do not observe a dependence on the substrate thickness, which has been observed for ultrathin Si of 50 nm thick. 38 From these data for the device on the 6 μm wafer, we extract a threshold voltage of V T = −0.70 V and electron mobility~1500 cm 2 V −1 second −1 , identical to what we expect from devices on standard bulk Si wafers.
We observed significant variation in the threshold voltage and the sub-threshold current, which we attribute to gate-pattern misalignment to the source and drain contacts. 39 During our process, we observed typical misalignment of less than 0.25 μm, but up to 1 μm misalignment. We also subjected the 6 μm thick Si die to 1000 cycles of bending to a 70 mm radius of curvature, F I G U R E 1 Cross-section diagram of, A, ultrathin silicon wafer with support ring and, B, double-sided transistor. Photographs of double-sided patterned transistors, C, prior to removal from support ring, illuminated from the backside by AM1.5 solar simulator and, D, after laser-cutting from the support ring, wrapped around a 1 in. diameter glass tube which decreased the channel current in the triode region but not the saturation region. We attribute this observation to increased contact resistance, which causes a smaller voltage to drop across the device at the same nominally applied V ds .
Clearly, our substrates' ability to withstand the numerous processing steps demonstrates the increased handleability with the handling ring. To more quantitatively characterize this increase in handleability, we compared the force required to break a 20 μm thick Si wafer with and without the supporting ring with a ring-on-ring compression test ( Figure 4C ). The samples are placed on a ring of 55 mm and compressed from above with a ring of 20 mm diameter. The free-standing ultrathin silicon is made using the same etching method described but is freed from its support by laser cutting. The breaking force for the supported thin silicon is about 150 times greater than the free-standing silicon.
Our free-standing ultrathin silicon dies of 6 μm thick withstood bending of 12.7 to 70 mm radius of curvature.
We observed higher and variable minimum bending radii for nominally identical thickness ultrathin silicon pieces in comparison to Reference 1. Because we used very similar etching method to achieve ultrathin Si pieces, we attribute this difference to the sensitivity of ultrathin silicon to the scissor-cut vs laser-cut edges. 40 Other authors have achieved minimum bending radii of 17 mm for 60 μm thick wafer-scale nanotextured Si and 1.4 mm for 15 μm thick Si chips. 41, 42 Our reported wafer thicknesses were established via SEM cross-section imaging of a wafer section from the wafer center. Nondestructive thickness mapping across a wafer was also performed on a thinned wafer via spectral reflectance measurement (Filmetrics F50), showing a total thickness variation (TTV) of 12 μm after etching ( Figure 4D ). The original unetched wafer was specified to be TTV < 10 μm, indicating that the described etching process has some etch-rate non-uniformity. Furthermore, the gradient in the transmitted color of the thinned wafer from Figure 1C indicates a thickness for that wafer F I G U R E 2 Ultrathin wafers can be processed in standard equipment. A, Thirteen wafers in a half-cassette after etching. B, When taken out of a liquid, free-standing ultrathin wafers will adhere, while ultrathin wafers with a support ring remain well-separated. C, Ultrathin wafers are held vertically in a quartz wafer boat before entering a 900C furnace. D, When pulled under vacuum on a spinner, the ultrathin wafer will deform but not break. E, A vacuum wand holds ultrathin silicon with support ring adhered to a 3-in. glass disk by a droplet of water. F, Ultrathin wafer can be sonicated ranging from approximately 2-10 μm, 1 in excess of the <1 μm TTV specified by the manufacturer. However, we also had etched wafers with a uniform transmitted color.
| CONCLUSION
In this paper, we demonstrate dual-sided fabrication of transistors on 6 μm ultrathin crystalline silicon substrates for the first time. To our knowledge, we have shown the thinnest free-standing silicon wafer ever fabricated. Aside from the first step to etch the silicon wafer, we used all conventional CMOS lithography and handling steps to fabricate the devices, demonstrating the robustness of the substrate to processing and its ease of integration into existing process flows. We achieved this dual-sided transistor device on such a thin and fragile substrate by using a thicker support ring of silicon for its rigidity and handleability during processing. Teflon wafer cassette and submerged in a 91 C etch bath of 25% by weight tetramethyl ammonium hydroxide in H 2 O. To ensure steady etching temperature, the etch bath is fitted with a reflux condenser and placed in a controlled temperature water bath covered in foil to reduce evaporation. To refill the controlled temperature water bath during the etch, water is pre-heated to 91 C to reduce temperature fluctuations. The double-sided etch rate is 1.090 μm min −1 for lightly doped n-type and 1.038 μm min −1 for lightly doped p-type. To accurately target a desired thickness without overetching, we use a "canary wafer" which is 10-20 μm thicker than the other wafers. When the canary wafer disappears or becomes very thin, it visibly signals the thickness of the remaining wafers at that time. We approximate the thickness by shining a flashlight behind the wafer; the brightness and color of the transmitted light reveals the approximate thickness < 40 μm. 1 The etched thickness is later determined accurately by cross-section scanning electron microscopy. When the desired thickness is reached, the wafers are rinsed in water, singly dried by nitrogen gun or altogether by heating the cassette in a 110 C oven. These substrates are stored in a standard vertically slotted cassette box. To prevent crushing, we remove the slots in the lid.
| Double-sided transistor fabrication
We closely referred to Reference 36, modifying it for double-sided transistors. We fabricated photomasks on 2.5 in. diameter, 1/16 in. thick fused glass disks (Accuglass). The glass disks were cleaned in RCA1, RCA2, and electron beam evaporated with 100 nm of Cr (Kurt J. Lesker LAB 18, 0.5 A s −1 ). The following photolithography module for Shipley 3612 resist was used here and in all of following photolithography steps: eight 1 second pulses of hexamethyldisilazane vapor prime at 150 C (Yield Enhancement System), photoresist spun at 4.5 krpm for 30 seconds on a Headway manual spinner, hot-plate baked at 90 C for 1 m, exposed with 15 mJ cm −2 I-line Karlsuss MJB6 mask aligner, hot-plate baked for 2 m at 110 C, developed for 25 seconds in MF-26A, hot-plate baked 110 C for 1 m, descummed in oxygen plasma for 40 seconds in a 250 W, 150 mTorr, 100 sccm O 2 flow DryTek2 plasma cleaner. Then, the disk was dipped in Transene Chrome Etchant 1020 AC for 1 m, and cleaned in acetone, methanol, and isopropanol. For each step, to ensure process compatibility, the lithography module, process step, and photoresist strip (Gasonics Aura Asher and/or 20 m of piranha etch (120 C 9:1 H 2 SO 4 : 30% H 2 O 2 ) are done in sequence for the front side, then flipped and the lithography module, process step, and photoresist strip repeated on the back side. The process steps are as follows: 
| Laser-cutting ultrathin silicon
We used an Epilog Fusion M2 50 W 1062 nm laser cutter. Substrates on dummy Si wafers were cut repeatedly with lower-power cuts, which prevented edge warping and breakage in comparison with single cuts with slower beam speed. We used 50% power, speed, and frequency corresponding to 25 W over 8-25 μm spot size at 44 m s −1 .
| Ring-on-ring mechanical tests
ABS plastic test rings were fabricated using a Flashforge Creator Pro 3D Printer. Samples were centered on a 55 mm diameter bottom ring. An Instron 5565 compressed a 20 mm diameter ring downwards, measuring the force and displacement.
